20140102-08
Behavioral modeling and simulation of digital phase-locked loops using VHDL-AMS
Marieta G. Kovacheva

Cite as:

This paper presents a simulation VHDL-AMS – based model of digital phase-locked loop – PLL (DPLL) for mixed-signal applications. The described model is of behavioral type, which ensures in a large extend its versatility. ...  read more